Abstract: InGaAs is a promising material that can replace the current Si nMOSFET in CMOS because of its high electron mobility. To realize a high drain current density at a low supply voltage in InGaAs, the introduction of a heavily doped source is essential. We introduced an epitaxially grown n-InP source and obtained a high drain current density. However, short-channel effects were observed in a previous study; thus, we introduced extremely-thin-body III-V-OI InGaAs MOSFETs on a Si substrate. Accounting for the channel-thickness dependence, a drain current density of 2.04 A/mm at V D F 0.5 V and clear suppression of the short-channel effects were observed for a channel thickness of 10 nm.
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Introduction
As predicted by ITRS 2012, a maximum drain current density greater than 2 A/mm is required in MOSFETs for high-performance logic circuits when the drain voltage is 0.6 V in 2018 [1] . To realize such a high drain current density, the simple introduction of high-mobility channel materials, e.g., InGaAs, is insufficient. To prevent carrier starvation, a source must be heavily doped [2] . We used an epitaxially grown n-InP source and obtained a drain current of 2.4 A/mm at V D ¼ 0:5 V [3] . However, a threshold-voltage roll-off was observed when the channel length was less than 500 nm. To suppress shortchannel effects, vertical scaling is important. One method of vertical scaling involves the use of an extremely thin body on the insulator [4] . In this case, the transfer of epitaxially grown layers onto a Si substrate can be simultaneously introduced for future integration with Si-CMOS circuits. In our first trial, we observed degradations in the drain current density and maximum transconductance because the channel thickness was too small [5] . In this report, we observed the channel-thickness dependence of fabricated InGaAs MOSFETs with an n-InP source on a Si substrate.
Experiment
The fabrication process is almost the same as the procedure reported in [5] . First, an epitaxial structure with a 5-nm i-InP barrier, an i-InGaAs channel, an n-InP source, a 10-nm n-InGaAs contact, a 20-nm i-InP etch stop, and a 200-nm i-InGaAs etch stop was grown on an n-InP substrate by MOVPE. The fabricated channel thicknesses (T ch ) were 5 nm and 10 nm. With change in T ch from 5 nm to 10 nm, the source thickness was also changed from 200 nm to 60 nm. After protecting the epitaxial structures by depositing a 2-nm-thick Al 2 O 3 layer and 200-nm-thick SiO 2 layer, the epitaxial structure was transferred onto a Si substrate by using an approximately 1-µm-thick benzocyclobutene (BCB) adhesion layer, followed by the removal of the InP substrate and etch-stop layers. After exposing the channel by patterned etching of the contact and n-InP source layers, a 5-nm-thick Al 2 O 3 gate dielectric was deposited by ALD with a (NH 4 ) 2 S surface treatment. The gate metal was Ti/ Au, and the source/drain contacts were Ti/Pd/Au. A schematic image of the fabricated devices is shown in Fig. 1 . Fig. 3 , which is smaller than that in Fig. 2 . We have not clarified why the measured maximum drain current densities were different at the same bias when the measurement procedure was different. One possible explanation is that the difference in bias sweeping induces a change in carrier trapping. The observed maximum drain current density changes according to T ch and L ch , as shown in Fig. 4 . In Fig. 4 , data from InGaAs MOSFETs with T ch ¼ 12 nm and an Al 2 O 3 gate dielectric thickness (T ox ) of 10 nm [3] are also plotted. We believe that the maximum drain current density is not affected by T ox because the maximum drain current density was observed when the change in the drain current according to the gate voltage became small, and the drain current began to saturate. Fig. 5 shows the obtained g m,max at V D ¼ 0:5 V as a function of L ch . The highest g m,max was obtained when the channel thickness was 10 nm. The increases in the maximum drain current density and transconductance by changing T ch from 5 nm to 10 nm can be explained by a decrease in interface scattering. The increase in transconductance from T ch ¼ 12 nm can be explained by a decrease in T ox . Fig. 6 shows the change in the threshold voltage as a function of L ch . The threshold voltage was determined by a linear extrapolation of the I D -V G characteristics from the point of the maximum transconductance when V D ¼ 0:05 V. The degradation in threshold voltage was not observed even as we increased T ch from 5 nm to 10 nm, whereas the devices with T ch ¼ 12 nm and T ox ¼ 10 nm exhibited a large shift.
Results and discussion
To obtain a high drain current density at a low drain voltage, regrown sources were extensively studied, and the following results were reported: 1.8 A/mm at V D ¼ 0:5 V with L ch ¼ 55 nm [6] and 1.95 A/mm at V D ¼ 0:5 V with L ch ¼ 40 nm [7] . Our present data surpassed these data, even though we used a simple n-InP source process and observed a clear suppression of the short-channel effects. In the case of an InAs channel, 2.38 A/mm at V D ¼ 0:5 V was observed [8] . However, L ch in this report is 20 nm. Because of the clear suppression of short-channel effects in our devices, a decrease in the channel length promises to exhibit higher performance. 
